L2 cache: 256KB per processor chip
L3 cache: shared 32MB on chip eDRAM
45nm technology
4 Way SMT per core